

# THOMAS J. NIJSSEN

---

tnijssen@ucsc.edu

www.tjxcn.org • linkedin.com/in/thomas-nijssen

## Skills

---

- Proficient with Linux and Microsoft Windows.
- Proficient with Perl, C, Java, Verilog.
- Intermediate in Verilog, C++, Matlab, Python, C#.
- Some experience with LabVIEW.
- Proficient with oscilloscopes.
- Some experience with logic analyzers, spectrum analyzers, and probing machines.
- Proficient with Xilinx Vivado, Microchip MPLAB.
- Intermediate in Cadence OrCAD.

## Experience

---

### Logic Design Lab Tutor March 2017 - Present

Baskin School of Engineering, UC Santa Cruz Santa Cruz, CA

- Assist students with their assignments by discussing their approach with them and debugging their designs.
- Commended by students for clarity and helpfulness and a patient, practical approach that eliminated hurdles in students' understanding.

### Student Consultant March 2016 - Present

Faculty Instructional Technology Center, UC Santa Cruz Santa Cruz, CA

- Support faculty and graduate students with inquiries about the Learning Management System over the phone and via ticket.
- Organized and performed conversions of media to alternate formats.
- Orchestrated the migration and archival of faculty materials from a legacy system into an interoperable format.

### Research & Development Intern June 2017 - September 2017

Broadcom Wireless Systems Division San Jose, CA

- Developed a probe card to test and interface with a device, using a PIC8 microcontroller.
- Recommended improvements to the probe card for subsequent iterations.
- Updated Automated Test Framework Python driver to reliably test high volumes of parts.

### Lighting Designer & Master Electrician 2012 - 2015

Leland High School Drama Department San Jose, CA

- Designed, implemented, and operated lights for the theater productions and other school events.
- Collaborated with other designers and the director to design an immersive production.

### Lab Technician August 2014

Achronix Semiconductor Corporation Santa Clara, CA

- Conducted tests on a new release of devices to ensure quality.
- Collaborated with the engineering team to better understand the protocols and procedures required for the testing suites.
- Stringently followed anti-static lab regulations.

### Intern August 2012

Achronix Semiconductor Corporation Santa Clara, CA

- Evaluated the possibility of implementing open source RISC processor solutions on their line of FPGAs.
- Learned and became familiar with previously unfamiliar tools including Synopsys Synplify Pro and Achronix ACE.

## Education

---

### Computer Engineering, B.S. UC Santa Cruz

Anticipated Graduation: June 2019 Santa Cruz, CA

- Concentration in Digital Hardware
- Pursuing a minor in Electrical Engineering
- Relevant Coursework: Analog Electronics, Intro to Operating Systems, Intro to VLSI, Signals and Systems, Logic Design, Computer Systems/Assembly Language